View HSP45116_98539.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HSP45116
Data Sheet May 1999 File Number
2485.7
Numerically Controlled Oscillator/Modulator
The Intersil HSP45116 combines a high performance quadrature Numerically Controlled Oscillator (NCO) and a high speed 16-bit Complex Multiplier/Accumulator (CMAC) on a single IC. This combination of functions allows a complex vector to be multiplied by the internally generated (cos, sin) vector for quadrature modulation and demodulation. As shown in the Block Diagram, the HSP45116 is divided into three main sections. The Phase/Frequency Control Section (PFCS) and the Sine/Cosine Section together form a complex NCO. The CMAC multiplies the output of the Sine/ Cosine Section with an external complex vector. The inputs to the Phase/Frequency Control Section consist of a microprocessor interface and individual control lines. The phase resolution of the PFCS is 32 bits, which results in frequency resolution better than 0.008Hz at 33MHz. The output of the PFCS is the argument of the sine and cosine. The spurious free dynamic range of the complex sinusoid is greater than 90dBc. The output vector from the Sine/Cosine Section is one of the inputs to the Complex Multiplier/Accumulator. The CMAC multiplies this (cos, sin) vector by an external complex vector and can accumulate the result. The resulting complex vectors are available through two 20-bit output ports which maintain the 90dB spectral purity. This result can be accumulated internally to implement an accumulate and dump filter. A quadrature down converter can be implemented by loading a center frequency into the Phase/Frequency Control Section. The signal to be down converted is the Vector Input of the CMAC, which multiplies the data by the rotating vector from the Sine/Cosine Section. The resulting complex output is the down converted signal.
Features
* NCO and CMAC on One Chip * 15MHz, 25.6MHz, 33MHz Versions * 32-Bit Frequency Control * 16-Bit Phase Modulation * 16-Bit CMAC * 0.008Hz Tuning Resolution at 33MHz * Spurious Frequency Components < -90dBc * Fully Static CMOS
Applications
* Frequency Synthesis * Modulation - AM, FM, PSK, FSK, QAM * Demodulation, PLL * Phase Shifter * Polar to Cartesian Conversions
Ordering Information
PART NUMBER HSP45116VC-15 HSP45116VC-25 HSP45116GC-15 HSP45116GC-25 HSP45116GC-33 HSP45116GI-15 HSP45116GI-25 HSP45116GI-33 HSP45116GM-15/883 HSP45116GM-25/883 HSP45116AVC-52 TEMP. RANGE (oC) 0 to 70 0 to 70 0 to 70 0 to 70 0 to 70 -40 to 85 -40 to 85 -40 to 85 -55 to 125 -55 to 125 0 to 70 PACKAGE PKG. NO.
160 Ld MQFP Q160.28x28 160 Ld MQFP Q160.28x28 145 Ld CPGA G145.A 145 Ld CPGA G145.A 145 Ld CPGA G145.A 145 Ld CPGA G145.A 145 Ld CPGA G145.A 145 Ld CPGA G145.A 145 Ld CPGA G145.A 145 Ld CPGA G145.A 160 Ld MQFP Q160.28x28
This part has its own data sheet under HSP45116A, AnswerFAX document no. 4156.
Block Diagram
VECTOR INPUT R I SINE/ COSINE ARGUMENT
MICROPROCESSOR INTERFACE INDIVIDUAL CONTROL SIGNALS
PHASE/ FREQUENCY CONTROL SECTION
SIN SINE/ COSINE SECTION COS CMAC
R
I
VECTOR OUTPUT
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright (c) Intersil Corporation 1999
HSP45116 Pinouts
145 PIN PGA TOP VIEW
1 A VCC 2 IMIN 4 IMIN 1 RIN 18 RIN 17 RIN 14 RIN 11 RIN 9 RIN 6 RIN 1 RIN 0 ACC 3 IMIN 8 IMIN 5 IMIN 2 IMIN 0 RIN 16 RIN 12 RIN 8 RIN 5 RIN 4 SH 1 RBYTILD 4 IMIN 9 IMIN 7 IMIN 3 INDEX 5 IMIN 11 IMIN 10 IMIN 6 6 IMIN 15 IMIN 13 IMIN 12 7 IMIN 16 IMIN 14 IMIN 17 8 GND 9 VCC 10 IO 18 IO 14 IO 13 11 IO 15 IO 11 IO 9 12 IO 12 IO 8 IO 6 13 IO 10 IO 7 IO 4 IO 3 IO 0 RO 14 RO 9 RO 8 RO 5 RO 1 PACO 14 GND 15 VCC A
GND B RIN 15 RIN 13 RIN 10 RIN 7 VCC
IO 19 IMIN 18
IO 16 IO 17
IO 5 IO 1 RO 19 RO 16 RO 13 RO 12 RO 7 RO 4 RO 2 DET 1 OEI
IO 2 RO 18 RO 17 RO 15 RO 11 RO 10 GND
B
C
C
D
D
E
E
F
F
G
G
GND H RIN 3 RIN 2 SH 0 ENPH REG ENOF REG TICO P
H VCC J RO 6 RO 3 RO 0 DET 0 N
J
K
K
L
L
PEAK
M
MOD 1 MOD 0 LOAD ENCF REG MODPI /2PI CS AD 0 AD 1 C 14 C 15 GND C 13 C 10 C 12 9 C 8 C 9 C 11 10 C 2 C 6 C 7 11 OUTMUX 1 C 3 C 5 12
OEREXT
M
BINFMT
N
OUTMUX 0 C 1 C 4 13
OEIEXT
PACI
PMSEL CLROFR ENTIREG
OER
GND P
Q
VCC
GND
ENPHAC
ENI
CLK
WR
VCC
C 0 14
VCC
Q
1
2
3
4
5
6
7
8
15
2
HSP45116 Pinouts
(Continued) 145 PIN PGA BOTTOM VIEW
15 A VCC 14 GND 13 IO 10 IO 7 IO 4 IO 3 IO 0 RO 14 RO 9 RO 8 RO 5 RO 1 PACO 12 IO 12 IO 8 IO 6 11 IO 15 IO 11 IO 9 10 IO 18 IO 14 IO 13 9 VCC 8 GND 7 IMIN 16 IMIN 14 IMIN 17 6 IMIN 15 IMIN 13 IMIN 12 5 IMIN 11 IMIN 10 IMIN 6 4 IMIN 9 IMIN 7 IMIN 3 INDEX 3 IMIN 8 IMIN 5 IMIN 2 IMIN 0 RIN 16 RIN 12 RIN 8 RIN 5 RIN 4 SH 1 RBYTILD 2 IMIN 4 IMIN 1 RIN 18 RIN 17 RIN 14 RIN 11 RIN 9 RIN 6 RIN 1 RIN 0 ACC 1 VCC A
B
IO 2 RO 18 RO 17 RO 15 RO 11 RO 10 GND
IO 5 IO 1 RO 19 RO 16 RO 13 RO 12 RO 7 RO 4 RO 2 DET 1 OEI
IO 16 IO 17
IO 19 IMIN 18
GND B RIN 15 RIN 13 RIN 10 RIN 7 VCC
C
C
D
D
E
E
F
F
G
G
GND H RIN 3 RIN 2 SH 0 ENPH REG ENOF REG TICO P
H VCC J RO 6 RO 3 RO 0 DET N 0 GND P
J
K
K
L
L
OEREXT
M
MOD 1 OUTMUX 1 C 3 C 5 12 C 2 C 6 C 7 11 C 8 C 9 C 11 10 C 13 C 10 C 12 9 C 14 C 15 GND AD 0 AD 1 VCC WR CLK ENI ENPHAC MODPI /2PI CS ENCF REG LOAD MOD 0
PEAK
M
OEIEXT
OUTMUX 0 C 1
BINFMT
N
OER
ENTIREG CLROFR PMSEL
PACI
Q
VCC
C 0
C 4 13
GND
VCC
Q
15
14
8
7
6
5
4
3
2
1
3
HSP45116 Pinouts
(Continued) 160LEAD MQFP TOP VIEW
NC VCC IMIN1 GND IMIN2 IMIN3 IMIN4 IMIN5 IMIN6 IMIN7 IMIN8 IMIN9 IMIN10 IMIN11 IMIN12 VCC IMIN13 GND IMIN14 IMIN15 IMIN16 IMIN17 IMIN18 IO19 IO18 IO17 IO16 IO15 VCC GND IO14 IO13 IO12 IO11 IO10 GND VCC IO9 IO8 IO7 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 160 159 158 157 156 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 140 139 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121
IMIN0 RIN18 RIN17 RIN16 RIN15 RIN14 GND RIN13 RIN12 RIN11 RIN10 RIN9 RIN8 RIN7 RIN6 RIN5 RIN4 RIN3 RIN2 GND RIN1 VCC RIN0 SH1 SH0 ACC ENPHREG ENOFREG PEAK RBYTILD BINFMT GND TICO VCC MOD1 MOD0 PACI LOAD PMSEL NC
120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
NC GND IO6 IO5 IO4 IO3 GND IO2 IO1 VCC IO0 RO19 GND RO18 RO17 RO16 RO15 RO14 VCC RO13 RO12 RO11 GND RO10 RO9 VCC RO8 RO7 GND RO6 RO5 RO4 RO3 VCC RO2 RO1 RO0 GND DET1 DET0
CLROFR ENCFREG ENPHAC ENTIREG ENI MODPI/2PI CS GND CLK VCC AD1 AD0 WR C15 C14 C13 C12 C11 C10 C9 C8 GND C7 C6 C5 C4 C3 C2 C1 C0 OUTMUX1 OUTMUX0 GND OER VCC OEREXT OEIEXT OEI PACO NC
4
HSP45116 Pin Description
NAME VCC GND C0-15 AD0-1 CS WR CLK ENPHREG ENOFREG ENCFREG ENPHAC ENTIREG NUMBER A1, A9, A15, G1, J15, Q1, Q7, Q15 A8, A14, B1, H1, H15, P15, Q2, Q8 N8-11, P8-13, Q9-14 N7, P7 P6 Q6 Q5 M1 N1 N5 Q3 P5 TYPE I I I I I I I I I I +5V Power supply input. Power supply ground input. Control input bus for loading phase and frequency data into the PFCS. C15 is the MSB. Address pins for selecting destination of C0-15 data. Chip Select (active low). Write Enable. Data is clocked into the register selected by AD0-1 on the rising edge of WR when the CS line is low. Clock. All registers, except the control registers clocked with WR, are clocked (when enabled) by the rising edge of CLK. Phase Register Enable (active low). Registered on chip by CLK. When active, after being clocked onto chip, ENPHREG enables the clocking of data into the phase register. Frequency Offset Register Enable (active Low). Registered on chip by CLK. When active, after being clocked onto chip, ENOFREG enables clocking of data into the frequency offset register. Center Frequency Register Enable (active low). Registered on chip by CLK. When active, after being clocked onto chip, ENCFREG enables clocking of data into the center frequency register. Phase Accumulator Register Enable (active low). Registered on chip by CLK. When active, after being clocked onto chip, ENPHAC enables clocking of the phase accumulator register. Time Interval Control Register Enable (active low). Registered on chip by CLK. When active, after being clocked onto chip, ENTIREG enables clocking of data into the time accumulator register. Real and Imaginary Data Input Register (RIR, IIR) Enable (active low). Registered on chip by CLK. When active, after being clocked onto chip, ENI enables clocking of data into the real and imaginary input data register. Modulo /2 Select. When low, the Sine and Cosine ROMs are addressed modulo 2 (360 degrees). When high, the most significant address bit is held low so that the ROMs are addressed modulo (180 degrees). This input is registered on chip by clock. Frequency Offset Register Output Zero (active low). Registered on chip by CLK. When active, after being clocked onto chip, CLROFR zeros the data path from the frequency offset register to the frequency adder. New data can still be clocked into the frequency offset register; CLROFR does not affect the contents of the register. Phase Accumulator Load Control (active low). Registered on chip by CLK. Zeroes feedback path in the phase accumulator without clearing the phase accumulator register. External Modulation Control Bits. When selected with the PMSEL line, these bits add a 0, 90, 180, or 270 degree offset to the current phase in the phase accumulator. The lower 14 bits of the phase control path are set to zero. These bits are loaded into the phase register when ENPHREG is low. PMSEL P3 I Phase Modulation Select Line. This line determines the source of the data clocked into the phase register. When high, the phase control register is selected. When low, the external modulation pins (MOD0-1) are selected for the most significant two bits and the least significant two bits and the least significant 14 bits are set to zero. This control is registered by CLK. ROM Bypass, Timer Load. Active low, registered by CLK. This input bypasses the sine/ cosine ROM so that the 16-bit phase adder output and lower 16 bits of the phase accumulator go directly to the CMAC's sine and cosine inputs, respectively. It also enables loading of the timer accumulator register by zeroing the feedback in the accumulator. Phase Accumulator Carry Input (active low). A low on this pin causes the phase accumulator to increment by one, in addition to the values in the phase accumulator register and frequency adder. DESCRIPTION
ENI
Q4
I
MODPI/2PI
N6
I
CLROFR
P4
I
LOAD MOD0-1
N4 M3, N3
I I
RBYTILD
L3
I
PACI
P2
I
5
HSP45116 Pin Description
NAME PACO (Continued) TYPE O DESCRIPTION Phase Accumulator Carry Output. Active low and registered by CLK. A low on this output indicates that the phase accumulator has overflowed, i.e., the end of one sine/cosine cycle has been reached. Time Interval Accumulator Carry Output. Active low, registered by CLK. This output goes low when a carry is generated by the time interval accumulator. This function is provided to time out control events such as synchronizing register clocking to data timing. Real Input Data Bus. This is the external real component into the complex multiplier. The bus is clocked into the real input data register by CLK when ENI is asserted; two's complement.
NUMBER L13
TICO
P1
O
RIN0-18
C1, C2, D1, D2, E13, F1-3, G2, G3, H2, H3, J1-3, K1, K2 A2-7, B2-7, C3-8, D3 K3, L1 L2
I
IMIN0-18
I
Imaginary Input Data Bus. This is the external imaginary component into the complex multiplier. The bus is clocked into the real input data register by CLK when ENI is asserted; two's complement. Shift Control Inputs. These lines control the input shifters of the RIN and IIN inputs of the complex multiplier. The shift controls are common to the shifters on both of the busses. Accumulate/Dump Control. This input controls the complex accumulators and their holding registers. When high, the accumulators accumulate and the holding registers are disabled. When low, the feedback in the accumulators is zeroed to cause the accumulators to load. The holding registers are enabled to clock in the results of the accumulation. This input is registered by CLK.
SH0-1 ACC
I I
BINFMT
N2
I
This input is used to convert the two's complement output to offset binary (unsigned) for applications using D/A converters. When low, bits RO19 and IO19 are inverted from the internal two's complement representation. This input is registered by CLK. This input enables the peak detect feature of the block floating point detector. When high, the maximum bit growth in the output holding registers is encoded and output on the DET0-1 pins. When the PEAK input is asserted, the block floating point detector output will track the maximum growth in the holding registers, including the data in the holding registers at the time that PEAK is activated. These inputs select the data to be output on RO0-19 and IO0-19. Real Output Data Bus. These Three-state outputs are controlled by OER and OEREXT. OUTMUX0-1 select the data output on the bus.
PEAK
M2
I
OUTMUX0-1 RO0-19
N12, N13 C15, D14, D15, E14, E15, F13-15, G13-15, H13, H14, J13, J14, K13-15, L15, M15 A10-13, B8-15, C914, D13, E13 N15, L14
I O
IO0-19 DET0-1
O O
Imaginary Output Data Bus. These Three-state outputs are controlled by OEI and OEIEXT. OUTMUX0-1 select the data output on the bus. These output pins indicate the number of bits of growth in the accumulators. While PEAK is low, these pins indicate the peak growth. The detector examines bits 15-18, real and imaginary accumulator holding registers and bits 30-33 of the real and imaginary CMAC holding registers. The bits indicate the largest growth of the four registers. Three-state control for bits RO0-15. Outputs are enabled when the line is low. Three-state control for bits RO16-19. Outputs are enabled when the line is low. Three-state control for bits IO0-15. Outputs are enabled when the line is low. Three-state control for bits IO16-19. Outputs are enabled when the line is low.
OER OEREXT OEI OEIEXT
P14 M13 M14 N14
I I I I
6
HSP45116
IMIN(18:0) RIN(18:0) MOD(1:0) ENCODE PHASE INPUT 0 REGISTER R E G 2 MUX 14 16 R.PMSEL 0 16 R.ENPHREG CLK PHASE REGISTER R E G
IMIN(18:0) RIN(18:0)
1
C(15:0) 16 PHEN
>
16
>
MS INPUT REGISTER R E G 16
MSEN
>
1
LS INPUT REGISTER 16 R E G
CENTER FREQUENCY REGISTER 32 32 R E G CLK > OFFSET FREQUENCY R.ENCFREG REGISTER 32 R E G 32 0 32 MUX
FREQUENCY ADDER SIN/COS ARGUMENT A D D E R 32
32
PHASE
20
>
LSEN AD(1:0) CS WR CLK DECODER R.ENOFREG
16 SINE/COSINE GENERATOR 16 CLK 32
>
R E G
SIN 16 COS 16
>
R.CLROFR R.PMSEL R.ENPHREG R.ENCFREG R.ENOFREG R.CLROFR R.LOAD R.ENPHAC R.MODPI/2PI R.RBYTILD R.ENTIREG PHASE ACCUMULATOR R E G PACO
PMSEL ENPHREG ENCFREG ENOFREG CLROFR LOAD ENPHAC MODPI/2PI RBYTILD ENTIREG CLK
R E G
0
CLK
>
PHASE ADDER
PHASE ACCUMULATOR ADDER MUX 32 A D D E R 0 1 PHASE ACCUMULATOR REGISTER MSB 32 R E G 16 MSBs 15
>
CLK 0 32 0
A D D E R
16 R E G
0
CLK
>
MUX
32
1
CLK
>
R.ENPHAC R.LOAD PACI R.MODPI/2PI SH(1:0) ENI ACC PEAK BINFMT CLK R.SH(1:0) R.ENI R.ACC R.PEAK R.BINFMT CARRY OUT CLK 32 CLK R.RBYTILD R.SH(1:0) R.ENI R.ACC R.PEAK R.BINFMT PACI 32 16 LSBs
Functional Block Diagram
R E G
>
TIME ACCUMULATOR REGISTER R E G 32 R E G R E G TICO
OEI OEIEXT OER OEREXT OUTMUX(1:0)
ADDER
32
0 R.ENTIREG 32 TIME ACCUMULATOR
0
CLK
>
>
MUX
1
TIME INCREMENT
>
32
TICO PACO
7
HSP45116
IMIN(18:0) RIN(18:0) CLK R E G
>
19
CLK
>
R E G R.ENI
19
RIN0-18 SHIFTER 16
IMIN0-18 SHIFTER 16
R.SH(1:0)
CLK CLK PHASE MUX 0 SIN 16 CLK COS 16 CLK R E G R E G
> REG
> REG
CLK
> REG
CLK
> REG
>
SIN COS
COMPLEX MULTIPLIER 0 33 CLK 33 0
ADDER MUX 1 CLK R1.ACC 0 MUX 1
ADDER
1
>
> REG
0
REG
<
CLK
R.RBYTILD
CLK
> REG
> REG
COMPLEX ACCUMULATOR
R2.ACC
MUX 0 0 ROUND 1
ADDER
ADDER
MUX 1 0 0 ROUND CMAC ACCUMULATOR
REG
<
CLK
CLK
> REG
REG R1.ACC
<
CLK
CLK
> REG
35
REG 35
<
CLK
CLK
> REG
20
REG
<
CLK
REG
<
CLK
0 20 R.PEAK 1 MUX 0
R.ACC
(Continued)
FMT R.SH(1:0) R.ENI R.PEAK R.BINFMT OEI OEIEXT OER OEREXT
3
16
OUTMUX(1:0) R.BINFMT FMT 3 16
Functional Block Diagram
R.ENI
CLK 4 16
> REG
4 16
OUTMUX(1:0)
RO(19-16) RO(15:0)
DET(1:0)
IO(19-16) IO(15:0)
8
R.SH(1:0)
OUTMUX(1:0) See Table 4
MUX
GROWTH DETECT
OUTMUX(1:0) See Table 4
MUX
HSP45116 Functional Description
The Numerically Controlled Oscillator/Modulator (NCOM) produces a digital complex sinusoid waveform whose amplitude, phase and frequency are controlled by a set of input command words. When used as a Numerically Controlled Oscillator (NCO), it generates 16-bit sine and cosine vectors at a maximum sample rate of 33MHz. The NCOM can be preprogrammed to produce a constant (CW) sine and cosine output for Direct Digital Synthesis (DDS) applications. Alternatively, the phase and frequency inputs can be updated in real time to produce a FM, PSK, FSK, or MSK modulated waveform. The Complex Multiplier/ Accumulator (CMAC) can be used to multiply this waveform by an input signal for AM and QAM signals. By stepping the phase input, the output of the ROM becomes an FFT twiddle factor; when data is input to the Vector Inputs (see Block Diagram), the NCOM calculates an FFT butterfly. As shown in the Block Diagram, the NCOM consists of three parts: Phase and Frequency Control Section (PFCS), Sine/Cosine Generator, and CMAC. The PFCS stores the phase and frequency inputs and uses them to calculate the phase angle of a rotating complex vector. The Sine/Cosine Generator performs a lookup on this phase and outputs the appropriate values for the sine and cosine. The sine and cosine form one set of inputs to the CMAC, which multiplies them by the input vector to form the modulated output. register. The overflow bit is used as an output to indicate the timing of the accumulation overflows. In the Time Accumulator, the overflow bit generates TICO, the Time Accumulator carry out (which is the only output of the Time Accumulator). In the Phase Accumulator, the overflow is inverted to generate the Phase Accumulator Carry Out, PACO. The output of the Phase Accumulator goes to the Phase Adder, which adds an offset to the top 16 bits of the phase. This 32-bit number forms the argument of the sine and cosine, which is passed to the Sine/Cosine Generator. Both accumulators are loaded 16 bits at a time over the C0-15 bus. Data on C0-15 is loaded into one of the three input registers when CS and WR are low. The data in the Most Significant Input Register and Least Significant Input Register forms a 32-bit word that is the input to the Center Frequency Register, Offset Frequency Register and Time Accumulator. These registers are loaded by enabling the proper register enable signal; for example, to load the Center Frequency Register, the data is loaded into the LS and MS Input Registers, and ENCFREG is set to zero; the next rising edge of CLK will pass the registered version of ENCFREG, R.ENCFREG, to the clock enable of the Center Frequency Register; this register then gets loaded on the following rising edge of CLK. The contents of the Input Registers will be continuously loaded into the Center Frequency Register as long as R.ENCFREG is low. The Phase Register is loaded in a similar manner. Assuming PMSEL is high, the contents of the Phase Input Register is loaded into the Phase Register on every rising clock edge that R.ENPHREG is low. If PMSEL is low, MOD0-1 supply the two most significant bits into the Phase Register (MOD1 is the MSB) and the least significant 14 bits are loaded with 0. MOD0-1 are used to generate a Quad Phase Shift Keying (QPSK) signal (Table 2).
TABLE 1. AD0-1 DECODING AD1 0 0 1 1 X AD0 0 1 0 1 X CS 0 0 0 X 1 WR FUNCTION Load least significant bits of frequency input. Load most significant bits of frequency input. Load phase register. Reserved. No Operation.
Phase and Frequency Control Section
The phase and frequency of the internally generated sine and cosine are controlled by the PFCS (Block Diagram). The PFCS generates a 32-bit word that represents the current phase of the sine and cosine waves being generated; the Sine/ Cosine Argument. Stepping this phase angle from 0 through full scale (232 - 1) corresponds to the phase angle of a sinusoid starting at 0o and advancing around the unit circle counterclockwise. The PFCS automatically increments the phase by a preprogrammed amount on every rising edge of the external clock. The value of the phase step (which is the sum of the Center and Offset Frequency Registers) is:
32 Signal Frequency Phase Step = --------------------------------------------- x 2 Clock Frequency

X X
The PFCS is divided into two sections: the Phase Accumulator uses the data on C0-15 to compute the phase angle that is the input to the Sine/Cosine Section (Sine/Cosine Argument); the Time Accumulator supplies a pulse to mark the passage of a preprogrammed period of time. The Phase Accumulator and Time Accumulator work on the same principle: a 32-bit word is added to the contents of a 32-bit accumulator register every clock cycle; when the sum causes the adder to overflow, the accumulation continues with the 32 bits of the adder going into the accumulator
The Phase Accumulator consists of registers and adders that compute the value of the current phase at every clock. It has three inputs: Center Frequency, which corresponds to the carrier frequency of a signal; Offset Frequency, which is the deviation from the Center Frequency; and Phase, which is a 16-bit number that is added to the current phase for PSK
9
HSP45116
modulation schemes. These three values are used by the Phase Accumulator and Phase Adder to form the phase of the internally generated sine and cosine. The sum of the values in Center and Offset Frequency Registers corresponds to the desired phase increment (modulo 232) from one clock to the next. For example, loading both registers with zero will cause the Phase Accumulator to add zero to its current output; the output of the PFCS will remain at its current value; i.e., the output of the NCOM will be a DC signal. If a hexadecimal 00000001 is loaded into the Center Frequency Control Register, the output of the PFCS will increment by one after every clock. This will step through every location in the Sine/Cosine Generator, so that the output will be the lowest frequency above DC that can be generated by the NCOM, i.e., the clock frequency divided by 232. If the input to the Center Frequency Control Register is hex 80000000, the PFCS will step through the Generator with half of the maximum step size, so that frequency of the output waveform will be half of the sample rate. The operation of the Offset Frequency Control Register is identical to that of the Center Frequency Control Register; having two separate registers allows the user to generate an FM signal by loading the carrier frequency in the Center Frequency Control Register and updating the Offset Frequency Control Register with the value of the frequency offset - the difference between the carrier frequency and the frequency of the output signal. A logic low on CLROFR disables the output of the Offset Frequency Register without clearing the contents of the register.
TABLE 2. MOD0-1 DECODE MOD1 0 0 1 1 MOD0 0 1 0 1 PHASE SHIFT (DEGREES) 0 90 270 180
increments is loaded into the Input Registers and is latched into the Time Accumulator Register on rising edges of CLK while ENTIREG is low. The output of the Time Accumulator is the accumulator carry out, TICO. TICO can be used as a timer to enable the periodic sampling of the output of the NCOM. The number programmed into this register equals 232 x CLK period/desired time interval. TICO is disabled and its phase is initialized by zeroing the feedback path of the accumulator with RBYTILD.
Sine/Cosine Section
The Sine/Cosine Section (Figure 1) converts the output of the PFCS into the appropriate values for the sine and cosine. It takes the most significant 20 bits of the PFCS output and passes them through a look up table to form the 16-bit sine and cosine inputs to the CMAC.
32 16 SIN/COS ARGUMENT MUX 32 20 SINE/COSINE GENERATOR 16 16 REG 16 16 CLK 16
SIN COS
CLK R.RBYTILD
FIGURE 1. SINE/COSINE SECTION
Initializing the Phase Accumulator Register is done by putting a low on the LOAD line. This zeroes the feedback path to the accumulator, so that the register is loaded with the current value of the phase increment summer on the next clock. The final phase value going to the Generator can be adjusted using MODPI/2PI to force the range of the phase to be 0o to 180o (modulo ) or 0o to 360o (modulo 2). Modulo 2 is the mode used for modulation, demodulation, direct digital synthesis, etc. Modulo is used to calculate FFTs. This is explained in greater detail in the Applications Section. The Phase Register adds an offset to the output of the Phase Accumulator. Since the Phase Register is only 16 bits, it is added to the top 16 bits of the Phase Accumulator. The Time Accumulator consists of a register which is incremented on every clock. The amount by which it
The 20-bit word maps into 2 radians so that the angular resolution is 2/220. An address of zero corresponds to 0 radians and an address of hex FFFFF corresponds to 2- (2/220) radians. The outputs of the Generator Section are 2's complement sine and cosine values. The sine and cosine outputs range from hexadecimal 8001, which represents negative full scale, to 7FFF, which represents positive full scale. Note that the normal range for two's complement numbers is 8000 to 7FFF; the output range of the SIN/COS generator is scaled by one so that it is symmetric about 0. The sine and cosine values are computed to reduce the amount of ROM needed. The magnitude of the error in the computed value of the complex vector is less than -90.2dB. The error in the sine or cosine alone is approximately 2dB better. If RBYTILD is low, the output of the PFCS goes directly to the inputs of the CMAC. If the real and imaginary inputs of the CMAC are programmed to hex 7FFF and 0 respectively, then the output of the PFCS will appear on output bits 0 through 15 of the NCOM with the output multiplexers set to bring out the most significant bits of the CMAC output (OUTMUX = 00). The most significant 16 bits out of the PFCS appears on IOUT0-15 and the least significant bits come out on ROUT0-15.
10
HSP45116
Complex Multiplier/Accumulator
The CMAC (Figure 2) performs two types of functions: complex multiplication/accumulation for modulation and demodulation of digital signals, and the operations necessary to implement an FFT butterfly. Modulation and demodulation are implemented using the complex multiplier and its associated accumulator; the rest of the circuitry in this section, i.e., the complex accumulator, input shifters and growth detect logic are used along with the complex multiplier/accumulator for FFTs. The complex multiplier performs the complex vector multiplication on the output of the Sine/Cosine Section and the vector represented by the real and imaginary inputs RIN and IIN. The two vectors are combined in the following manner: ROUT = COS x RIN - SIN x IIN IOUT = COS x IIN + SIN x RIN RIN and IIN are latched into the input registers and passed through the shift stages. Clocking of the input registers is enabled with a low on ENI. The amount of shift on the latched data is programmed with SH0-1 (Table 3). The output of the shifters is sent to the CMAC and the auxiliary accumulators.
TABLE 3. INPUT SHIFT SELECTION SH1 0 0 1 1 SH0 0 1 0 1 SELECTED BITS RIN0-15, IMIN0-15 RIN1-16, IMIN1-16 RIN2-17, IMIN2-17 RIN3-18, IMIN3-18
The 33-bit real and imaginary outputs of the Complex Multiplier are latched in the Multiplier Registers and then go through the Accumulator Section of the CMAC. If the ACC line is high, the feedback to the accumulators is enabled; a low on ACC zeroes the feedback path, so that the next set of real and imaginary data out of the complex multiplier is stored in the CMAC Output Registers. The data in the CMAC Output Registers goes to the Multiplexer, the output of which is determined by the OUTMUX0-1 lines (Table 4). BINFMT controls whether the output of the Multiplexer is presented in two's complement or unsigned format; BINFMT = 0 inverts ROUT19 and IOUT19 for unsigned output, while BINFMT = 1 selects two's complement.
TABLE 4. OUTPUT MULTIPLEXER SELECTION OUT OUT MUX MUX 1 0 0 0 1 1 0 1 0 1
RO16-19
RO0-15
IO16-19
IO0-15
Real CMAC Real CMAC Imag CMAC Imag CMAC 31-34 15-30 31-34 15-30 Real CMAC 0, Real Imag CMAC 0, Imag 31-34 CMAC 0-14 31-34 CMAC 0-14 Real ACC 16-19 Reserved Real ACC 0-15 Reserved Imag ACC 16-19 Reserved Imag ACC 0-15 Reserved
The Complex Accumulator duplicates the accumulator in the CMAC. The input comes from the data shifters, and its 20-bit complex output goes to the Multiplexer. ACC controls whether the accumulator is enabled or not. OUTMUX0-1 determines whether the accumulator output appears on ROUT and IOUT.
11
HSP45116
RIN0-18 19 R.ENI REG R.SH0-1 SHIFTER 16 SHIFTER 16 REG IMIN0-18 19
REG
REG
REG
REG
REG
16 SIN
R1.ACC COMPLEX MULTIPLIER 0 33 REG 33 REG REG COMPLEX ACCUMULATOR MUX ADDER MUX ADDER
COS
REG
16
0 REG
R2.ACC
MUX 0 REG
ADDER
ADDER
MUX 0 REG CMAC ACCUMULATOR
REG R1.ACC 35
REG 35 0 R.PEAK MUX
REG 20
REG 20
OUTMUX0-1
MUX
GROWTH DETECT 16
OUTMUX0-1
MUX
R.BINFMT OEREXT
FMT
3
R.BINFMT REG OEIEXT
FMT
3
16
OER 4 16
OEI 4 IO16-19 16 IO0-15
DET0-1
RO16-19 RO0-15
ENI SH0-1 ACC PEAK BINFMT REG
R.ENI R.SH0-1 REG R.PEAK R.BINFMT
R1.ACC REG R2.ACC
FIGURE 2. COMPLEX MULTIPLIER/ACCUMULATOR; ALL REGISTERS CLOCKED BY CLK
12
HSP45116
The Growth Detect circuitry outputs a two bit value that signifies the amount of growth on the data in the CMAC and Complex Accumulator. Its output, DET0-1, is encoded as shown in Table 5. If PEAK is low, the highest value of DET0-1 is latched in the Growth Detect Output Register. The relative weighting of the bits at the inputs and outputs of the CMAC is shown in Figure 3. Note that the binary point of the sine, cosine, RIN and IIN is to the right of the most significant bit, while the binary point of RO and IO is to the right of the fifth most significant bit. These CMAC external input and output busses are aligned with each other to facilitate cascading NCOMs for FFT applications.
SIN/COS INPUT 15 14 13 2-2 12 2-3 11 2-4 10 2-5 9 2-6 8 2-7 7 2-8 6 2-9 5 2-10 4 2-11 3 2-12 2 2-13 1 2-14 0 2-15 TABLE 5. GROWTH ENCODING DET 1 0 0 1 1 DET 0 0 1 0 1 NUMBER OF BITS OF GROWTH ABOVE 2o 0 1 2 3
-20 . 2-1
Radix Point
COMPLEX MULTIPLIER/ACCUMULATOR INPUT (RIN, IIN) SH = 00 15 14 13 2-2 12 2-3 11 2-4 10 2-5 9 2-6 8 2-7 7 2-8 6 2-9 5 2-10 4 2-11 3 2-12 2 2-13 1 2-14 0 2-15
-20 . 2-1
Radix Point
COMPLEX MULTIPLIER/ACCUMULATOR OUTPUT (RO, IO) OUTMUX = 00 19 -24 18 23 17 22 16 21 15 14 13 2-2 12 2-3 11 2-4 10 2-5 9 2-6 8 2-7 7 2-8 6 2-9 5 2-10 4 2-11 3 2-12 2 2-13 1 2-14 0 2-15
-20 . 2-1
Radix Point
COMPLEX MULTIPLIER/ACCUMULATOR OUTPUT (RO, IO) OUTMUX = 01 19 -24 18 23 17 22 16 21 15 2-16 14 2-17 13 2-18 12 2-19 11 2-20 10 2-21 9 2-22 8 2-23 7 2-24 6 2-25 5 2-26 4 2-27 3 2-28 2 2-29 1 2-30 0 0
COMPLEX ACCUMULATOR OUTPUT (RO, IO) OUTMUX = 10 19 -24 18 23 17 22 16 21 15 14 13 2-2 12 2-3 11 2-4 10 2-5 9 2-6 8 2-7 7 2-8 6 2-9 5 2-10 4 2-11 3 2-12 2 2-13 1 2-14 0 2-15
-20 . 2-1
Radix Point FIGURE 3. BIT WEIGHTING
13
HSP45116 Applications
The NCOM can be used for Amplitude, Phase and Frequency modulation, as well as in variations and combinations of these techniques, such as QAM. It is most effective in applications requiring multiplication of a rotating complex sinusoid by an external vector. These include AM and QAM modulators and digital receivers. The NCOM implements AM and QAM modulation on a single chip, and is a element in demodulation, where it performs complex down conversion. It can be combined with the Intersil HSP43220 Decimating Digital Filter to form the front end of a digital receiver.
RIN IMIN 16 CENTER FREQUENCY NCOM SINE/COSINE GENERATOR 32 PFCS 16 CMAC 16 16
CLK
16 D/A
RO LO XMTR
Modulation/Demodulation
Figure 4 shows a block diagram of an AM modulator. In this example, the phase increment for the carrier frequency is loaded into the center frequency register, and the modulating input is clocked into the real input of the CMAC, with the imaginary input set to 0. The modulated output is obtained at the real output of the CMAC. With a sixteen bit, two's complement signal input, the output will be a 16-bit real number, on ROUT0-15 (with OUTMUX = 00).
SIGNAL INPUT 16 CENTER FREQUENCY RIN
FIGURE 5. QUADRATURE AMPLITUDE MODULATION (QAM)
SINE/COSINE GENERATOR
32 PFCS
SIN CMAC 16
The NCOM also works with the HSP43220 Decimating Digital Filter to implement down conversion and low pass filtering in a digital receiver (Figure 6). The NCOM performs complex down conversion on the wideband input signal by multiplying the input vector and the internally generated complex sinusoid. The resulting signal has components at twice the center frequency and at DC. Two HSP43220s, one each on the real and imaginary outputs of the HSP45116, perform low pass filtering and decimation on the down converted data, resulting in a complex baseband signal.
HSP45116 NCOM
CLK
NCOM 16 MODULATED OUTPUT RO XMTR D/A
COS (wt)
HSP43220 DDF
LO
FIGURE 4. AMPLITUDE MODULATION
SAMPLED INPUT DATA
By replacing the real input with a complex vector, a similar setup can generate QAM signals (Figure 5). In this case, the carrier frequency is loaded into the center frequency register as before, but the modulating vector now carries both amplitude and phase information. Since the input vector and the internally generated sine and cosine waves are both 16 bits, the number of states is only limited by the characteristics of the transmission medium and by the analog electronics in the transmitter and receiver. The phase and amplitude resolution for the Sine/Cosine section (16-bit output), delivers a spectral purity of greater than 90dBc. This means that the unwanted spectral components due to phase uncertainty (phase noise) will be greater than 90dB below the desired output (dBc, decibels below the carrier). With a 32-bit phase accumulator in the Phase/Frequency Control Section, the frequency tuning resolution equals the clock frequency divided by 232. For example, a 25MHz clock gives a tuning resolution of 0.006Hz.
0
SIN (wt)
INPUT
NCOM OUTPUT
DDF OUTPUT
10MHz
0
20MHz
0
FIGURE 6. CHANNELIZED RECEIVER CHIP SET
14
HSP45116
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +8.0V Input, Output or I/O Voltage Applied . . . . .GND -0.5V to VCC +0.5V ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1
Thermal Information
Thermal Resistance (Typical, Note 1) JA (oC/W) JC (oC/W) MQFP Package . . . . . . . . . . . . . . . . . . 22.0 N/A PGA Package. . . . . . . . . . . . . . . . . . . . 23.1 3 Maximum Junction Temperature MQFP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .150oC PGA Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .175oC Maximum Storage Temperature Range . . . . . . . . . . -65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . .300oC (MQFP - Lead Tips Only)
Operating Conditions
Operating Voltage Range. . . . . . . . . . . . . . . . . . . . +4.75V to +5.25V Operating Temperature Range . . . . . . . . . . . . . . . . . . . 0oC to 70oC
Die Characteristics
Component Count . . . . . . . . . . . . . . . . . . . . . . . 103,000 Transistors
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE: 1. JA is measured with the component mounted on an evaluation PC board in free air.
DC Electrical Specifications
PARAMETER Logical One Input Voltage Logical Zero Input Voltage High Level Clock Input Low Level Clock Input Output HIGH Voltage Output LOW Voltage Input Leakage Current I/O Leakage Current Standby Power Supply Current Operating Power Supply Current SYMBOL VIH VIL VIHC VILC VOH VOL II IO ICCSB ICCOP VCC = 5.25V VCC = 4.75V VCC = 5.25V VCC = 4.75V IOH = -400mA, VCC = 4.75V IOL = 2.0mA, VCC = 4.75V VIN = VCC or GND, VCC = 5.25V VOUT = VCC or GND, VCC = 5.25V VIN = VCC or GND VCC = 5.25V, Note 4 f = 15MHz, VIN = VCC or GND, VCC = 5.25V, Notes 2 and 4 TEST CONDITIONS MIN 2.0 3.0 2.6 -10 -10 MAX 0.8 0.8 0.4 10 10 500 182 UNITS V V V V V V A A A mA
Capacitance
TA = 25oC, Note 3 SYMBOL CIN CO TEST CONDITIONS FREQ = 1MHz, VCC = Open, All measurements are referenced to device ground MIN MAX 15 15 UNITS pF pF
PARAMETER Input Capacitance Output Capacitance NOTES:
2. Power supply current is proportional to operating frequency. Typical rating for ICCOP is 10mA/MHz. 3. Not tested, but characterized at initial design and at major process/design changes. 4. Output load per test load circuit with switch open and CL = 40pF.
15
HSP45116
AC Electrical Specifications
PARAMETER CLK Period CLK High CLK Low WR Low WR High Setup Time; AD0-1, CS to WR Going High Hold Time; AD0, AD1, CS from WR Going High Setup Time C0-15 from WR Going High Hold Time C0-15 from WR Going High Setup time WR High to CLK High Setup Time MOD0-1 to CLK Going High Hold Time MOD0-1 from CLK Going High Setup Time PACI to CLK Going High Hold Time PACI from CLK Going High Setup ENPHREG, ENCFREG, ENOFREG, ENPHAC, ENTIREG, CLROFR, PMSEL, LOAD, ENI, ACC, BINFMT, PEAK, MODPI/2PI, SH0-1, RBYTILD from CLK Going High Hold Time ENPHREG, ENCFREG, ENOFREG, ENPHAC, ENTIREG, CLROFR, PMSEL, LOAD, ENI, ACC, BINFMT, PEAK, MODPI/2PI, SH0-1, RBYTILD from CLK Going High Setup Time RIN0-18, IMIN0-18 to CLK Going High Hold Time RIN0-18, IMIN0-18 from CLK Going High CLK to Output Delay RO0-19, IO0-19 CLK to Output Delay DET0-1 CLK to Output Delay PACO CLK to Output Delay TICO Output Enable Time OER, OEI, OEREXT, OEIEXT OUTMUX0-1 to Output Delay Output Disable Time Output Rise, Fall Time NOTES: 5. AC testing is performed as follows: Input levels (CLK Input) 4.0V and 0V; input levels (all other inputs) 0V and 3.0V; timing reference levels (CLK) 2.0V; all others 1.5V. Output load per test load circuit with switch closed and CL = 40pF. Output transition is measured at VOH 1.5V and VOL 1.5V. 6. Controlled via design or process parameters and not directly tested. Characterized upon initial design and after major process and/or design changes. 7. Applicable only when outputs are being monitored and ENCFREG, ENPHREG, or ENTIREG is active. VCC = 5.0V 5%, TA = 0oC to 70oC (Note 5) -15 (15MHz) SYMBOL tCP tCH tCL tWL tWH tAWS tAWH tCWS tCWH tWC tMCS tMCH tPCS tPCH tECS 7 NOTES MIN 66 26 26 26 26 18 0 20 0 20 20 0 25 0 18 MAX -25 (25.6MHz) MIN 39 15 15 15 15 13 0 15 0 16 15 0 15 0 12 MAX -33 (33MHz) MIN 30 12 12 12 12 13 0 15 0 12 15 0 11 0 12 MAX UNITS ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
tECH
0
-
0
-
0
-
ns
tDS tDH tDO tDEO tPO tTO tOE tMD tOD tRF 6 6
18 0 -
40 40 30 30 25 40 20 8
12 0 -
24 27 20 20 20 28 15 8
12 0 -
19 20 12 12 20 26 15 6
ns ns ns ns ns ns ns ns ns ns
16
HSP45116 AC Test Load Circuit
DUT
S1
CL (NOTE)
SWITCH S1 OPEN FOR ICCSB AND ICCOP
IOH
1.5V
IOL
EQUIVALENT CIRCUIT
NOTE: Test head capacitance.
Waveforms
tCP tCH CLK tMCS MOD0-1 tPCS PACI tECS CONTROL INPUTS tDS RIN0-19 IIN0-19 tDO ROUT0-19 IOUT0-19 tDEO DET0-1 tPO PACO tTO TICO tDH tECH tPCH tMCH tCL
FIGURE 7. INPUT AND OUTPUT TIMING
17
HSP45116 Waveforms
(Continued)
tWC CLK
WR
tWL
tWH
tAWS CS tAWS AD0-1 tCWS C0-15
tAWH
tAWH
tCWH
FIGURE 8. CONTROL BUS TIMING
OER OEI OEREXT OEIEXT
OUTMUX0-1 1.5V tOE tOD RO0-19 HIGH IMPEDANCE IO0-19 1.5V tMD
RO0-19 IO0-19
HIGH IMPEDANCE
1.7V 1.3V
FIGURE 9. OUTPUT ENABLE, DISABLE TIMING
FIGURE 10. MULTIPLEXER TIMING
2.0V 0.8V
tRF
tRF
FIGURE 11. OUTPUT RISE AND FALL TIMES
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
Sales Office Headquarters
NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240 EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029
18

▲Up To Search▲

Price & Availability of HSP45116

	To Download HSP45116 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .